Abstract. The technologies of direct digital down converters, digital frequency synthesis, and digital signal processing are being used in many commercial applications. Because of this commercialization, the component costs are being reduced to the point where they are economically viable for large scale accelerator applications. This paper will discuss two applications of these technologies to beam diagnostics. In the first application the combination of direct digital frequency synthesis and direct digital down converters are coupled with digital signal processor technology in order to maintain the stable gain environment required for a multi-electrode beam position monitoring system. This is done by injecting a CW reference signal into the electronics as part of the front-end circuitry. In the second application direct digital down converters are used to provide a novel approach to the measurement of beam intensity using cavity current monitors. In this system a pair of reference signals are injected into the cavity through an auxiliary port. The beam current is then calculated as the ratio of the beam signal divided by the average of the magnitude of the two reference signals.
INTRODUCTION
The technologies of digital down converters (DDC) and digital frequency synthesis (DDS) are coming into wide use in the telecommunications industry. Specifically the down converters produced by many manufacturers are designed for the cellular telephone market. Generally the chip set consists of a variable gain amplifier, a high speed 12 or 14 bit ADC, and digital down converter. Typically the parts are designed for conversion rates of 50 MHz to 65 MHz with sample apertures and jitters that allow the parts to be used at signal frequencies up to 300 MHz. They allow programmatic flexibility of frequency and bandwidth in the down conversion process. Because the down conversion process and filtering is digital, it is inherently linear.
The function of a DDC is that of a digital I/Q demodulator with a programmable frequency. A block diagram of the device is shown in Figure 1 . The mathematics for an I/Q demodulator is as follows:
and 
where A is a function of t with bandwidth that is less than 0 ω . Substituting equation (3) into equations (1) and (2) and simplifying leads to the following:
and
Applying the appropriate digital low pass filters to eliminate the frequency component that is due to the sum of 
Letting 0 1 ω ω = results in equations (8) and (9) which are the solution for a synchronous I/Q demodulator:
Further calculating the magnitude of the output, which is the critical parameter for beam position and intensity measurements, leads to the following:
which can be reduced to:
Thus any small error in frequency only shows up in calculations relating to I and Q where the frequency of I and Q represents the error frequency. An example of this is shown in Figure 2 which is a plot of the I, Q, and magnitude data taken from a proof of principle study for the two tone BPM system described later in this article. In this example the down converter frequency is in error by 55 Hz. In an implemented system this frequency error could be corrected automatically using a software algorithm. Aliasing issues must also be addressed when designing the analog filter, which is applied to the signal just prior to digitization. This anti-alias filter is generally the limiting factor in the bandwidth of A(t). This will ensure that the content from these frequencies does not corrupt the output signal. In addition to the per-channel costs, some of the practical considerations which must be addressed when choosing a DDC based receiver are the throughput and latency. The throughput or output data rate is a function of the chosen decimation and the input sampling rate. Each device has a required minimum decimation which is determined by the characteristics of the CIC filter. For instance the National Semiconductor CLC5902 allows a minimum decimation of 32 which would give an output data rate of 1.6 MHz for a 52 MHz sample rate. Conversely, the decimation can be programmed to a value as high as 16,384 which would provide an output sample rate of 3.17 kHz. The minimum latency is a characteristic of the type of FIR filter and its ability to be bypassed. The CLC5902 was implemented with a 21-tap symmetric FIR filter followed by 63-tap symmetric FIR filter, neither of which may be bypassed. This, coupled with the minimum decimation of 32, means that the minimum latency is 53 µs for this device. Similar devices produced by Analog Devices and Intersil have FIR filters which can be configured as asymmetric filters or bypassed completely. Thus the National Semiconductor parts have a latency which must include the FIR filter response time while latency of the Analog Devices and Intersil DDC's can be reduced to that of the CIC filter. Table 1 includes a summary of the characteristics of a DDC devices produced by a number of different manufacturers. 
BEAM POSITION MONITOR EXAMPLE
One of the more common measurement techniques for determining the beam position is to calculate the ratio of the difference and sum of the voltage induced on a pair of diagonal electrodes. One must be able to calibrate the system and expect that the channel-to-channel gain difference will remain constant between calibrations. Switched electrode electronics systems [1] overcome this differential gain problem by using the same RF, IF and baseband electronics for the pair of electrode signals. Other systems have been developed which use a set of matched calibration signals at the beam frequency that are injected into the front end electronics at times when the beam signal is not present. This concept has already been implemented for the BPM system in the Swiss light source [2] . The design proposed below makes use of the frequency selectivity of the DDCs and the ability of DDS devices to generate precise frequency sources which are used as a set of calibration signals that are injected, detected, and processed even when a beam signal is present. Figure 3 shows a block diagram of the proposed BPM system. The 10 MHz machine master oscillator signal is multiplied to generate a 50 MHz signal that is synchronous with the 1497 MHz beam signal. A DDS device is used to generate a 11.539 MHz signal which is the 128 th sub-harmonic of the 1477 MHz local oscillator signal used in by the RF section. The 11.539 MHz signal is also mixed with the 1477 MHz signal in order to generate the 1488.6 MHz and 1465.4 MHz reference signals. The level of the reference signals is adjusted to a level which is equal to or slightly less than the beam induced signals. These reference signals are then split into four signals and coupled into the RF chain using a directional coupler. The summed 1497 MHz beam signal and the pilot signals are amplified and down converted using the 1477 MHz local oscillator signal. Thus, after low pass filtering, two frequencies are generated by the RF module and transmitted from the radiation area local to the beam line to the service buildings. The beam current signal is at 20 MHz and the reference signal is at 11.539 MHz. The IF signals, which are generated in the RF module, are applied to the four inputs of the IF down converter module. These signals are amplified using a variable gain amplifier and digitized using a 12 bit, 50 MS/s analog to digital converter that has an effective bit count of 10 ½ bits. Once the signal is digitized it is sent to two places. First it is routed to a DDC which is set to "synchronously" detect the 20 MHz beam signal. It is simultaneously sent to a DDC which is set to detect the 11.539 MHz reference signal. This reference signal is used to maintain the stability of the gain difference between the positive and negative signals and to generate a precise gainerror signal. The gain error signal is periodically transmitted to the fast signal processing device, the DSP chip in this example, for use in the position calculation. Because of the flexibility of the on board filtering of the DDC devices as well as the computing power of the DSP devices, the bandwidth and output sampling rates of the system can be varied as required through software changes.
A critical component of the design is the four-way power splitter used in the RF section. It must be stable over the anticipated temperature range. The selection of the reference signal is another consideration. The 8.461 MHz difference in frequency between the reference signal and the beam signal is rather arbitrary. Such a difference allows the low pass filter between the mixer and line driver in the RF module as well as the band pass filter (not shown) between the IF amplifier and the ADC to be rather broad. The tradeoff is that this increases the noise level at the input to the ADC. A reasonable change to the system design would be to modify the 11.539 MHz signal generated by the DDS to 11.593 MHz. This frequency would generate an IF frequency of 13 MHz while providing a reference signal of 11.593 MHz. This would allow one to use a band pass filter with a bandwidth that is an order of magnitude narrower than the original design. Thus the broadband noise would be reduced by a factor of 3.2. Other options that may be considered are using only a single DSP and a PowerPC microprocessor; just a PowerPC microprocessor; or an FPGA for the required processing after the digitization and down conversion.
